PRINCIPAL R&D/PRODUCT DVL ENGINEER

Status
Open
Remote policy
Not stated
Employment type
Full-time
Salary
Not stated
Categories
Software Engineering
Tech
softwareprincipal
Source
jobicy-dev
First observed
2026-08-11 23:49 UTC
Last seen
2026-09-06 10:59 UTC
Source claims posted
2026-09-06 05:25 UTC
Consecutive misses
0 of 10

What the posting says

At TE, you will unleash your potential working with people from diverse backgrounds and industries to create a safer, sustainable and more connected world.

Job Overview

COMPANY

TE Connectivity plc (NYSE: TEL) is a global industrial technology leader creating a safer, sustainable, productive, and connected future. Our broad range of connectivity and sensor solutions enables the distribution of power, signal, and data to advance next-generation transportation, energy networks, automated factories, data centers, medical technology, and more. With more than 85,000 employees, including 9,000 engineers, working alongside customers in approximately 130 countries, TE ensures that EVERY CONNECTION COUNTS. Learn more at www.te.com and on LinkedIn, Facebook, WeChat and Instagram.

BU / FUNCTION DESCRIPTION

Key markets of Digital Data Networks are Artificial Intelligence (AI), Cloud, Enterprise/Telecommunications, Tier 3/Business Retail Equipment (BRE), and Internet of Things (IoT). In these markets, we are driving growth and innovation with an industry-leading product portfolio and global manufacturing capabilities.

TE /448GB/shas specialized in socket products since 1970 and has developed a large size socket (>10K pin count), small pitch socket (<0.4mm pitch) for high-speed applications (224/448Gbps)

ROLE OBJECTIVE

As Principal R&D Product Development Engineer of the DDN socket team, you will focus on creating relationships with customer innovators and influencers, defining and driving technical activities, coordinating and facilitating technical engineering-related communications for internal/external customers, creating the product standard for a key technology, and contributing to the technical roadmap of the socket products.

Job Requirements

1. Concept Development & Design

• Develop innovative design concepts and conduct feasibility studies to assess technical and commercial viability.

• Collaborate with global Product Design Engineering (PDE) teams to accurately convert VOC and PRD into detailed design inputs for precise socket development.

• Create simplified 3D models and perform signal integrity (SI) simulations using advanced tools such as Ansys HFSS to validate electrical signal performance.

• Build and test prototype samples, execute design validation plans, and complete product qualification to finalize specifications.

2. Strategic & Leadership Responsibilities

• Lead end-to-end product development of high-speed, fine-pitch, large-size sockets—from market definition, concept creation to design, review, and production release.

• Foster strong alignment between business and customer engineering teams to deepen market understanding and drive customer-centric innovation.

• Responsible for mentoring and training engineering teams in advanced mechanical design principles and signal integrity simulation methodologies, including hands-on guidance in using industry-standard tools such as Creo and Ansys HFSS, to ensure design robustness, performance optimization, and alignment with high-speed interconnect requirements.

3. Customer & Market Engagement

• Collaborate closely with customers and internal stakeholders (Sales, System Architects, FAEs, and PMs) to capture clear Voice of Customer (VOC) and translate it into conceptual designs and preliminary product specifications.

• Engage in early-stage pathfinding with customers to co-develop cutting-edge interconnect solutions that meet future technological needs.

• Prepare and present engineering evaluations and proposals to customers, aligning solutions with application requirements and performance targets

4. Manufacturing Support & Quality Assurance

• Provide technical support to manufacturing and quality teams to ensure efficient ramp-up, process optimization, and safe product launches.

• Support cross-functional teams—including customers, Sales, PMs, and manufacturing sites—through DFMEA, testing, troubleshooting, and engineering analysis.

What your background should look like

• Bachelor’s degree in Mechanical or Mechatronics Engineering; Master’s degree preferred.

• Minimum of 5 years of work experience in mechanical design for high-speed interconnect products, with high-speed signal integrity knowledge preferred.

• Direct customer design and support experience, including the ability to work with Field Application Engineers to troubleshoot customer problems and improve existing designs.

• Design experience with high-speed servers, switches, and memory is a plus.

• Understanding semiconductor IC packaging and fundamental test/burn-in methodology.

• Expert-level knowledge of interconnect design or experience with high-speed connectors with PCIE Gen 6/7 compliance.

• High level of competency in mechanical design tools such as Creo/SolidWorks.

• Good level of competency in signal integrity analysis tools (Ansys HFSS, Keysight ADS).

• Strong analytical capabilities to interpret simulation and lab data, identify issues, and provide solutions.

• Six Sigma methodologies or other strong data analytics background is a plus.

• Excellent verbal and written communication skills.

• Ability to work in a global environment, fluent in English (verbal/written), and able to collaborate across geographies.

• Highly motivated, quick learner, and able to work independently.

Competencies

SET : Strategy, Execution, Talent (for managers)

Quality

Completeness: 45%
Honesty: 80%

Based on 26 observation(s).

Timeline

  1. *
    #788 2026-08-11 23:49 UTC
    Published
  2. o
    #46830 2026-08-13 14:55 UTC
    Not seen
    Miss 1 in a row
  3. o
    #49019 2026-08-13 15:55 UTC
    Not seen
    Miss 2 in a row
  4. o
    #49141 2026-08-13 16:55 UTC
    Not seen
    Miss 3 in a row
  5. o
    #50218 2026-08-13 17:55 UTC
    Not seen
    Miss 4 in a row
  6. o
    #50370 2026-08-13 18:55 UTC
    Not seen
    Miss 5 in a row
  7. o
    #51916 2026-08-13 19:55 UTC
    Not seen
    Miss 6 in a row
  8. o
    #52192 2026-08-13 20:55 UTC
    Not seen
    Miss 7 in a row
  9. o
    #53154 2026-08-13 21:55 UTC
    Not seen
    Miss 8 in a row
  10. o
    #53222 2026-08-13 22:55 UTC
    Not seen
    Miss 9 in a row
  11. o
    #54475 2026-08-13 23:55 UTC
    Not seen
    Miss 10 in a row
  12. x
    #54476 2026-08-13 23:55 UTC
    Closed
  13. ^
    #148134 2026-08-18 10:48 UTC
    Reopened
  14. o
    #152755 2026-08-18 16:51 UTC
    Not seen
    Miss 1 in a row
  15. o
    #153958 2026-08-18 17:15 UTC
    Not seen
    Miss 2 in a row
  16. o
    #154924 2026-08-18 17:52 UTC
    Not seen
    Miss 3 in a row
  17. o
    #156153 2026-08-18 18:52 UTC
    Not seen
    Miss 4 in a row
  18. o
    #156765 2026-08-18 19:52 UTC
    Not seen
    Miss 5 in a row
  19. o
    #157519 2026-08-18 20:52 UTC
    Not seen
    Miss 6 in a row
  20. o
    #158367 2026-08-18 20:59 UTC
    Not seen
    Miss 7 in a row
  21. o
    #164531 2026-08-18 21:59 UTC
    Not seen
    Miss 8 in a row
  22. o
    #165221 2026-08-18 22:59 UTC
    Not seen
    Miss 9 in a row
  23. o
    #165818 2026-08-19 00:00 UTC
    Not seen
    Miss 10 in a row
  24. x
    #165819 2026-08-19 00:00 UTC
    Closed
  25. ^
    #601488 2026-09-06 10:59 UTC
    Reopened
  26. ~
    #601489 2026-09-06 10:59 UTC
    Modified
    • Posted at
      2026-08-05 06:20 UTC->2026-09-06 05:25 UTC